Application of double-error correction codes to protect configuration programmable logic memory against space radiation

Objectives. Programmable logic integrated circuits of the field programmable gate array (FPGA) type based on static configuration memory are widely used in the electronics of onboard spacecraft systems. Under the influence of space radiation, errors may occur in the FPGA configuration memory. The main methods of protection against such errors involve various options for reservation triggers, as well as the use of error-correcting codes in special error detection and correction circuits. The purpose of the present work is to determine which error-correcting codes are best suited to the implementation of internal scrubbing of the FPGA configuration memory taking redundancy into account.

Methods. The paper analyses various methods for scrubbing FPGA configuration memory, which are used to correct errors caused by the action of space radiation. It is proposed to increase the efficiency of internal scrubbing of the FPGA configuration memory using codes that correct both single- and double-adjacent SEC-DED-DAEC errors. In this case, the need to perform external scrubbing of the configuration memory is reduced by overwriting it with a reference configuration from non-volatile radiation-resistant memory; in this way, FPGA downtime caused by the external scrubbing procedure is reduced. Due to the known SEC-DED-DAEC codes having a non-zero probability of erroneous detection and subsequent erroneous correction of a double non-adjacent error, as well as various redundancy and implementation complexities, a study was made of the most efficient code for internal scrubbing.

Results. The results showed that the Datta, Neale and Hoyoon–Yongsurk codes are optimal from the indicated positions. Recommendations are given for selecting a specific code depending on the specific requirements for a particular planned space mission.

Conclusions. The study confirms the effectiveness of protecting the memory of programmable logic by using two-error-correcting codes.

1. Maksimenko S.L., Melekhin V.F., Filippov A.S. Analysis of the problem of radiation-tolerant information and control-systems implementation. Informatsionnoupravlyayushchie sistemy = Information and Control Systems. 2012;2(57):18–25 (in Russ.). Available from URL: http://www.i-us.ru/index.php/ius/article/view/13788

2. Gaillard R. Single Event Effects: Mechanisms and Classification. In: Nicolaidis M. (Ed.). Soft Errors in Modern Electronic Systems. Frontiers in Electronic Testing. Boston, MA: Springer; 2011. V. 41. P. 27–54. https://doi.org/10.1007/978-1-4419-6993-4_2

3. Kastensmidt F.L., Sterpone L., Carro L., Reorda M.S. On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 2005. P.1290–1295. https://doi.org/10.1109/DATE.2005.229

4. Cheng D., Qi D., Chen M. Radiation-hardened Test Design for Aerospace SoC. In: 2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM). 2020. P. 213–217. https://doi.org/10.1109/ICICM50929.2020.9292308

5. Mang I., Mang E., Popescu C. VHDL implementation of an error detection and correction module based on Hamming code. J. Comput. Sci. Control Syst. 2011;4(2):43–46.

6. Baviera E., Schettino G.M., Tuniz E., Vatta F. Software Implementation of Error Detection and Correction Against Single-Event Upsets. In: 2020 International Conference on Software, Telecommunications and Computer Networks (SoftCOM). 2020. https://doi.org/10.23919/SoftCOM50211.2020.9238173

7. Maksfild K. Proektirovanie na PLIS. Arkhitektura, sredstva i metody: kurs molodogo boitsa (The Design Warrior’s Guide to FPGAs: Devices, Tools and Flows.): transl. from Engl. Moscow: Dodeka-XXI; 2007. 408 p. (in Russ.). [Maxfield C. The Design Warrior’s Guide to FPGAs: Devices, Tools and Flows. Oxford, UK: Jordan Hill; 2004. 560 p.]

8. Virtlin M., Khardint A. Hybrid Clear Configuration for Xilinx FPGAs. In: PLIS i parallel’nye struktury v aerokosmicheskoi oblasti. Programmnye oshibki i otkazoustoichivoe proektirovanie (FPGAs and Parallel Architectures for Aerospace Applications. Soft Errors and Fault-Tolerant Design). Kastensmidt F., Rech P. (Eds.). Moscow: Tekhnosfera; 2018. 326 p. (in Russ.).

9. Sokolov A. Software and hardware methods of radiation hardening of microprocessors based control systems. Sovremennaya Elektronika. 2014;6:30–33 (in Russ.).

10. Zhang R., Xiao L., Li J., Cao X., Li L. An Adjustable and Fast Error Repair Scrubbing Method Based on Xilinx Essential Bits Technology for SRAM-Based FPGA. IEEE Transactions on Reliability. 2020;69(2):430–439. https://doi.org/10.1109/TR.2019.2896897

11. Tsetin E., Dizzel’ O., Li T., et al. Review and study of methods for detecting and eliminating single failures for heterogeneous systems based on FPGAs. In: PLIS i parallel’nye struktury v aerokosmicheskoi oblasti. Programmnye oshibki i otkazoustoichivoe proektirovanie (FPGAs and Parallel Architectures for Aerospace Applications. Soft Errors and Fault-Tolerant Design). Kastensmidt F., Rech P. (Eds.). Moscow: Tekhnosfera; 2018. 326 p. (in Russ.).

12. Fleming Sh., Tomas D., Vintersteyn F. Energy-saving adaptive FDIR platform using heterogeneous systemon-chip modules. In book: PLIS i parallel’nye struktury v aerokosmicheskoi oblasti. Programmnye oshibki i otkazoustoichivoe proektirovanie (FPGAs and Parallel Architectures for Aerospace Applications. Soft Errors and Fault-Tolerant Design). Kastensmidt F., Rech P. (Eds.). Moscow: Tekhnosfera; 2018. 326 p. (in Russ.).

13. Hsiao M.Y. A class of optimal minimum odd-weight-column SEC-DED codes. IBM J. Res. Develop. 1970;14(4): 395–401. https://doi.org/10.1147/rd.144.0395

14. Hamming R.W. Error detecting and error correcting codes. Bell System technical journal. 1950;29(2): 147–160. Available from URL: https://www.sci-hub.ru/10.1002/j.1538-7305.1950.tb00463.x

15. Chumakov A.I., Sogoyan A.V., Boruzdina A.B., et al. Mechanisms of multiple cell upsets in memory. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES) = Problems of Advanced Micro- and Nanoelectronic Systems Development. 2016;4:145–152 (in Russ.).

16. Krasnyuk A.A., Petrov K.A. Application features of the error correction coding in sub-100-nm memory microcircuits for cosmic systems. Russ. Microelectron. 2013;42(1):53–58. https://doi.org/10.1134/S1063739712040087 [Original Russian Text: Krasnyuk A.A., Petrov K.A. Application features of the error correction coding in sub-100-nm memory microcircuits for cosmic systems. Mikroelektronika. 2012;41(6):450–456 (in Russ.).]

17. Dutta A., Touba N.A. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code. In: 25th IEEE VLSI Test Symposium (VTS’07). 2007. P. 349–354. https://doi.org/10.1109/VTS.2007.40

18. Datta R., Touba N.A. Exploiting unused spare columns to improve memory ECC. In: 27th IEEE VLSI Test Symposium. 2009. P. 47–52. https://doi.org/10.1109/VTS.2009.52

19. Neale A., Sachdev M. A new SEC-DED error correction code subclass for adjacent MBU tolerance in embedded memory. IEEE Transactions on Device and Materials Reliability. 2013;13(1):223–230. https://doi.org/10.1109/TDMR.2012.2232671

20. Reviriego P., Liu S.S., Sánchez-Macián A., Xiao L., Maestro J.A. Unequal error protection codes derived from SEC-DED codes. Electron. Lett. 2016;52(8):619–620. https://doi.org/10.1049/el.2016.0077

21. Cha S., Yoon H. Efficient implementation of single error correction and double error detection code with check bit pre-computation for memories. JSTS: J. Semiconductor Technol. Sci. 2018;12(4):418–425. https://doi.org/10.5573/JSTS.2012.12.4.418

22. Hoyoon Jun, Yongsurk Lee. Protection of On-chip Memory Systems against Multiple Cell Upsets Using Double-adjacent Error Correction Codes. Int. J. Computer Inform. Technol. 2014;3(6):1316–1320. Available from URL: https://www.ijcit.com/archives/volume3/issue6/Paper030621.pdf